pretraga knjiga
knjige
Donirati
Prijaviti se
Prijaviti se
prijavljenim korisnicima su dostupni:
lične preporuke
Telegram bot
istorija preuzimanja
poslati na Email ili Kindle
upravljanje zbirkama
sačuvanje u izabrano
Lično
Upite za knjige
Proučavanje
Z-Recommend
Spiskovi knjiga
Najpopularnije
Kategorije
Učešće
Donirati
Otpremanja
Litera Library
Donirati papirne knjige
Dodati papirne knjige
Search paper books
Moj LITERA Point
Pretraga ključnih reči
Main
Pretraga ključnih reči
search
1
Transient-Induced Latchup in CMOS Integrated Circuits
John Wiley & Sons
Ming-Dou Ker
,
Sheng-Fu Hsu
latchup
tlu
esd
voltage
figure
current
circuits
cmos
vdd
transient
trigger
guard
layout
internal
shown
ics
scr
circuit
device
positive
induced
negative
clamp
rail
nmos
measured
integrated
substrate
measurement
rings
immunity
idd
pmos
spacing
reprinted
bipolar
prevention
devices
width
noise
setup
dfreq
discharge
resistance
anode
diode
vcharge
eft
feedback
dfactor
Jezik:
english
Fajl:
PDF, 8.75 MB
Vaši tagovi:
0
/
0
english
2
Transient-Induced Latchup in CMOS Integrated Circuits
Wiley-IEEE Press
Ming?Dou Ker
,
Sheng?Fu Hsu(auth.)
latchup
tlu
esd
voltage
figure
current
circuits
cmos
vdd
transient
trigger
guard
layout
internal
shown
ics
scr
circuit
device
positive
induced
negative
clamp
rail
nmos
measured
integrated
substrate
measurement
rings
immunity
idd
pmos
spacing
reprinted
bipolar
prevention
devices
width
noise
setup
dfreq
discharge
resistance
anode
diode
vcharge
eft
feedback
dfactor
Godina:
2009
Jezik:
english
Fajl:
PDF, 37.56 MB
Vaši tagovi:
0
/
0
english, 2009
3
Transient-Induced Latchup in CMOS Integrated Circuits
Wiley-IEEE Press
Ming-Dou Ker
,
Sheng-Fu Hsu
latchup
tlu
voltage
esd
figure
current
cmos
circuits
vdd
μm
trigger
guard
transient
layout
internal
shown
ics
scr
circuit
device
positive
negative
clamp
nmos
rail
measured
rings
substrate
measurement
immunity
idd
induced
pmos
reprinted
3.3v
spacing
bipolar
devices
dfreq
setup
noise
width
integrated
resistance
discharge
anode
vcharge
diode
prevention
1.8v
Godina:
2009
Jezik:
english
Fajl:
PDF, 12.72 MB
Vaši tagovi:
0
/
0
english, 2009
4
Transient-Induced Latchup in CMOS Integrated Circuits
Wiley-IEEE Press
Ming-Dou Ker
,
Sheng-Fu Hsu
latchup
tlu
voltage
esd
figure
current
cmos
circuits
vdd
μm
trigger
guard
transient
layout
internal
shown
ics
scr
circuit
device
positive
negative
clamp
nmos
rail
measured
rings
substrate
measurement
immunity
idd
induced
pmos
reprinted
3.3v
spacing
bipolar
devices
dfreq
setup
noise
width
integrated
resistance
discharge
anode
vcharge
diode
prevention
1.8v
Godina:
2009
Jezik:
english
Fajl:
PDF, 12.95 MB
Vaši tagovi:
0
/
0
english, 2009
1
Idite na
ovaj link
ili potražite bota „@BotFather“ u Telegramu
2
Pošaljite komandu /newbot
3
Navedite ime za svog bota
4
Navedite korisničko ime za bota
5
Kopirajte poslednju poruku od BotFather i ubacite je ovde
×
×